Sign In | Not yet a member? | Submit your article
 
Home   Technical   Study   Novel   Nonfiction   Health   Tutorial   Entertainment   Business   Magazine   Arts & Design   Audiobooks & Video Training   Cultures & Languages   Family & Home   Law & Politics   Lyrics & Music   Software Related   eBook Torrents   Uncategorized  

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability
Date: 06 May 2011, 20:22

Free Download Now     Free register and download UseNet downloader, then you can FREE Download from UseNet.

    Download without Limit " RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability " from UseNet for FREE!
The skills and guidance needed to master RTL hardware design
This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation.
Several unique features distinguish the book:
* Coding style that shows a clear relationship between VHDL constructs and hardware components
* Conceptual diagrams that illustrate the realization of VHDL codes
* Emphasis on the code reuse
* Practical examples that demonstrate and reinforce design concepts, procedures, and techniques
* Two chapters on realizing sequential algorithms in hardware
* Two chapters on scalable and parameterized designs and coding
* One chapter covering the synchronization and interface between multiple clock domains
Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices.
With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.
CONTENTS
Preface
Acknowledgments
1 Introduction to Digital System Design
2 Overview of Hardware Description Languages
3 Basic Language Constructs of VHDL
4 Concurrent Signal Assignment Statements of VHDL
5 Sequential Statements of VHDL
6 Synthesis Of VHDL Code
7 Combinational Circuit Design: Practice
8 Sequential Circuit Design: Principle
9 Sequential Circuit Design: Practice
10 Finite State Machine: Principle and Practice
11 Register Transfer Methodology: Principle
12 Register Transfer Methodology: Practice
13 Hierarchical Design in VHDL
14 Parameterized Design: Principle
15 Parameterized Design: Practice
16 Clock and Synchronization: Principle and Practice
References
Topic Index
PassWord: www.freebookspot.com
Related Articles:
Design  

DISCLAIMER:

This site does not store RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability on its server. We only index and link to RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability provided by other sites. Please contact the content providers to delete RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability if any and email us, we'll remove relevant links or contents immediately.



Comments

Comments (0) All

Verify: Verify

    Sign In   Not yet a member?