Sign In | Not yet a member? | Submit your article
 
Home   Technical   Study   Novel   Nonfiction   Health   Tutorial   Entertainment   Business   Magazine   Arts & Design   Audiobooks & Video Training   Cultures & Languages   Family & Home   Law & Politics   Lyrics & Music   Software Related   eBook Torrents   Uncategorized  
Letters: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Transient-Induced Latchup in CMOS Integrated Circuits
Transient-Induced Latchup in CMOS Integrated Circuits
Date: 11 November 2010, 15:00

Free Download Now     Free register and download UseNet downloader, then you can FREE Download from UseNet.

    Download without Limit " Transient-Induced Latchup in CMOS Integrated Circuits " from UseNet for FREE!
Ming-Dou Ker and Sheng-Fu Hsu - Transient-Induced Latchup in CMOS Integrated Circuits
Wiley-IEEE Press | 2009 | ISBN: 0470824077 | 320 pages | PDF | 12,2 MBThe book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips.Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process.Presents real cases and solutions that occur in commercial CMOS IC chipsEquips engineers with the skills to conserve chip layout area and decrease time-to-marketWritten by experts with real-world experience in circuit design and failure analysisDistilled from numerous courses taught by the authors in IC design houses worldwideThe only book to introduce TLU under system-level ESD and EFT testsThis book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.
Download

Related Articles:
CMOS   Circuits   Integrated   Latchup  

DISCLAIMER:

This site does not store Transient-Induced Latchup in CMOS Integrated Circuits on its server. We only index and link to Transient-Induced Latchup in CMOS Integrated Circuits provided by other sites. Please contact the content providers to delete Transient-Induced Latchup in CMOS Integrated Circuits if any and email us, we'll remove relevant links or contents immediately.



Comments

Comments (0) All

Verify: Verify

    Sign In   Not yet a member?