Direct Transistor-Level Layout for Digital Blocks - ISBN:1402076657

Direct Transistor-Level Layout for Digital Blocks

Date: 13 April 2011, 10:52

Free register and download UseNet downloader, then you can FREE Download from UseNet.

Download without Limit " Direct Transistor-Level Layout for Digital Blocks " from UseNet for FREE!

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.

Download Links:

Download Link (High Speed Download)

Download Link (http://depositfiles.com/...ob6jl76bt)

DISCLAIMER:

This site does not store Direct Transistor-Level Layout for Digital Blocks on its server. We only index and link to Direct Transistor-Level Layout for Digital Blocks provided by other sites. Please contact the content providers to delete Direct Transistor-Level Layout for Digital Blocks if any and email us, we'll remove relevant links or contents immediately.